Regviz

Renesas Electronics /R7FA4M1AB /SSIE0 /SSISR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SSISR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Renesas Electronics/R7FA4M1AB/SSIE0/SSISR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0Reserved0 (0)IIRQ 0 (0)ROIRQ 0 (0)RUIRQ 0 (0)TOIRQ 0 (0)TUIRQ 0Reserved

RUIRQ=0, TOIRQ=0, ROIRQ=0, IIRQ=0, TUIRQ=0

Description

Status Register

Fields

Reserved

These bits are read as 0000000000000000000000000. The write value should be 0000000000000000000000000.
IIRQ

Idle Mode Status Flag

0 (0): In the communication state

1 (1): In the idle state
ROIRQ

Receive Overflow Error Status Flag

0 (0): No receive overflow error is generated

1 (1): A receive overflow error is generated.
RUIRQ

Receive Underflow Error Status Flag

0 (0): No receive underflow error is generated

1 (1): A receive underflow error is generated.
TOIRQ

Transmit Overflow Error Status Flag

0 (0): No transmit overflow error is generated

1 (1): A transmit overflow error is generated.
TUIRQ

Transmit Underflow Error Status flag

0 (0): No transmit underflow error is generated

1 (1): A transmit underflow error is generated.
Reserved

These bits are read as 00. The write value should be 00.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data